

*Fig. 1*  
*Prior Art*




Fig. 2  
Prior Art




Fig. 3A





Fig. 3B



*Fig. 3C*




Fig. 3D





Fig. 4A





9/62

```

ENTITY FXUCHK IS
    PORT(
        S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock      : IN std_ulogic;
        fails      : OUT std_ulogic_vector(0 to 1);
        counts     : OUT std_ulogic_vector(0 to 2);
        harvests   : OUT std_ulogic_vector(0 to 1);
    );
4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;
4 5 3 { --!! Inputs
      --!! S_IN      => B.C.S;
      --!! Q_IN      => A.Q;
      --!! R_IN      => R;
      --!! CLOCK     => clock;
      --!! End Inputs
4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;
4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;
4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;
4 5 7 { --!! End;

ARCHITECTURE example of FXUCHK IS
    BEGIN
        ... HDL code for entity body section ...
    END;

```

4 5 0

4 5 1

4 4 0

4 5 8

*Fig. 4C*

10/62




Fig. 4D





Fig. 4E

12/62






Fig. 5B




Fig. 6A




Fig. 6B

16/62






Fig. 7



17/62

*Fig. 8A**Prior Art*



*Fig. 8B*  
*Prior Art*

ENTITY FSM IS

PORT(  
    ....ports for entity fsm....  
);

ARCHITECTURE FSM OF FSM IS

BEGIN

    ... HDL code for FSM and rest of the entity ...

    fsm\_state(0 to 2) <= ... Signal 801 ...

8 5 3 {	--!! Embedded FSM : examplefsm;	} 8 5 2	} 8 6 0
8 5 9 {	--!! clock : (fsm_clock);		
8 5 4 {	--!! state_vector : (fsm_state(0 to 2));		
8 5 5 {	--!! states : (S0, S1, S2, S3, S4);		
8 5 6 {	--!! state_encoding : ('000', '001', '010', '011', '100');		
8 5 7 {	--!! arcs : (S0 => S0, S0 => S1, S0 => S2,		
	--!! (S1 => S2, S1 => S3, S2 => S2,		
	--!! (S2 => S3, S3 => S4, S4 => S0);		
8 5 8 {	--!! End FSM;		

END;

*Fig. 8C*





Fig. 9

Fig. 10A






Fig. 10B




Fig. 10C





Fig. 10D

Fig. 11A



```

--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

```

Diagram annotations for Fig. 11B:

- 1163: A bracket above the first line of code, spanning from the start of the line to the closing bracket of the first assignment.
- 1165: A bracket above the second line of code, spanning from the start of the line to the closing bracket of the second assignment.
- 1164: A bracket below the first line of code, spanning from the start of the line to the closing bracket of the first assignment.
- 1166: A bracket below the second line of code, spanning from the start of the line to the closing bracket of the second assignment.
- 1161: A wavy line to the right of the first line of code, indicating a connection to a component.
- 1162: A wavy line to the right of the second line of code, indicating a connection to a component.

*Fig. 11B*

```

--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs

```


Diagram annotations for Fig. 11C:

- 1171: A wavy line to the right of the first line of code, indicating a connection to a component.
- 1172: A wavy line to the right of the second line of code, indicating a connection to a component.


*Fig. 11C*




Fig. 12A



*Fig. 12B*



*Fig. 13A*



```

ENTITY OVR IS
    PORT(  R_IN      :   IN std_ulogic_vector(0 .. 4);
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      :   OUT std_ulogic_vector(0 .. 4);
          RT        :   OUT std_ulogic
    );

--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN = > {R(0 .. 4)};
--!! :
... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVERRIDE> : R_OV(0 .. 4) = > R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS
BEGIN
    ... HDL code for entity body section ...
END;
    
```

Handwritten annotations in the figure:

- 1364: A bracket grouping the input port R\_IN and the output ports R\_OV and RT.
- 1362: A bracket grouping the output port R\_OV.
- 1363: A bracket grouping the output port RT.
- 1360: A bracket grouping the input port R\_IN.
- 1361: A bracket grouping the output port R\_OV.
- 1356: A bracket grouping the output port R\_OV.
- 1351: A bracket grouping the output port RT.
- 1340: A bracket grouping the output port R\_OV and the output port RT.
- 1358: A bracket grouping the HDL code for the entity body section.

*Fig. 13C*

AUS920010963US1  
Gabele, et al.  
Count Data Access In A Distributed Simulation Environment

30/62

ENTITY FOO IS

PORT( :  
:  
:  
);

ARCHITECTURE example of FOO IS

BEGIN

.  
.  
.  
.  
.  
R <= .....  
.  
.  
.  
.

1380 { --!! R\_IN <= {R}; 1381  
--!! 1382  
--!!  
--!! R\_OV(0 to 4) <= .....; 1383  
--!! RT <= .....;  
--!! [override, R\_OVRRIDE, R(0 .. 4), RT] <= R\_OV(0 to 4); 1384

*Fig. 13D*





Fig. 14B





```

ENTITY DET IS
    PORT(
        A      : IN std_ulogic;
        B      : IN std_ulogic_vector(0 to 5);
        C      : IN std_ulogic;
        D      : IN std_ulogic;
        :
        :
        event_x : OUT std_ulogic_vector(0 to 2);
        x_here  : OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A    => A;
    --!! B    => P.Q.B;
    --!! C    => P.C;
    --!! D    => D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;
    
```

1491 {

1493 {

1495 {

1494 {

1480 {

1492 {

*Fig. 14C*

AUS920010963US1  
Gabele, et al.  
Count Data Access In A Distributed Simulation Environment

34/62

1660


	1661		1662	
	1:	X1	B3	X
	2:	X1.Z	B1	Z
	3:	X1.Z	B2	Z
	4:	X2	B3	X
1663	5:	X2.Z	B1	Z
	6:	X2.Z	B2	Z
	7:	Y	B4	Y
	8:	Y.Z	B1	Z
	9:	Y.Z	B2	Z
				COUNT1

Fig. 15

35/62

1601

Fig. 16A



36/62




Fig. 16B




Fig. 16C




Fig. 17A

*Fig. 17B*

*Fig. 17C*



41/62





Fig. 18A







Fig. 19A

AUS920010963US1  
Gabele, et al.  
Count Data Access In A Distributed Simulation Environment

44/62



45/62






Fig. 20A

AUS920010963US1  
 Gabele, et al.  
 Count Data Access In A Distributed Simulation Environment

46/62



*Fig. 20B*



*Fig. 20C*






Fig. 20D

*Fig. 20E*





*Fig. 20F.*



AUS920010963US1  
Gabele, et al.  
Count Data Access In A Distributed Simulation Environment

51/62




Fig. 20H

52/62




Fig. 20I




Fig. 21A

54/62






Fig. 21B



*Fig. 21C*

*Fig. 21D*










Fig. 22A

58/62

Fig. 22B



*Fig. 22C*






Fig. 23A





Fig. 23B

62/62



*Fig. 23C*